(상단)주메뉴 바로가기 (왼쪽)하위메뉴 바로가기 본문 바로가기 하단(Copyright) 바로가기

KAIST는[Travel] 세상을 향해 자유롭게 발을 내딛는 KAIST는 나의 길을 찾아 떠나는 여행이다

홈페이지가이드 Homepage Guide

Novel Via-Hole-Less Multilevel Metal Interconnection Methods

작성자 : PR Office 등록일 : 2019-06-18 조회수 : 35984 메일 : kaistpr@kaist.ac.kr

Forming reliable multi-level metal interconnections is a key technology for integrating devices into organic integrated circuits (ICs). The conventional approach, called “via-hole,” locally removes the insulator and utilizes metal interconnects through the holes. Due to the high sensitivity of organic materials to chemical solvents, heat, and photo-radiation used in conventional “via-hole” methods, alternative printing methods or laser drilling methods have been developed. However, finding a reliable and practical metal interconnection for organic ICs is still challenging.

The research team of KAIST Professor Sung Gap Im and Postech Professor Kim Jae-Joon reported a new interconnection method that does not require via-hole formation, “via-hole-less metal interconnection,” in Nature Communications on June 3.

Metal electrodes in different layers can be isolated from each other by patterned dielectric layers, where they then can be interconnected to others in the open area where the dielectric layer is not present. See the images below. Vapor phase deposition and in-situ patterning of dielectric layer using iCVD (initiated chemical vapor deposition), used in the “via-hole-less” method, ensure a damage-free process for organic semiconductor materials and result in outstanding performance of the organic devices as multilevel metal interconnects are reliably formed. The team successfully demonstrated three-dimensional (3D) stacking of five organic transistors and integrated circuits using the proposed via-hole-less interconnect method. See the image below.

 

Novel Via-Hole-Less Multilevel Metal Interconnection Methods 이미지1 Novel Via-Hole-Less Multilevel Metal Interconnection Methods 이미지2


 

 

 

Novel Via-Hole-Less Multilevel Metal Interconnection Methods 이미지3

Vapor phase deposition and in-situ patterning of dielectric layer using iCVD (initiated chemical vapor deposition), used in the “via-hole-less” method, ensure a damage-free process for organic semiconductor materials and result in outstanding performance of the organic devices as multilevel metal interconnects are reliably formed. The team successfully demonstrated three-dimensional (3D) stacking of five organic transistors and integrated circuits using the proposed via-hole-less interconnect method. See the image below. 

 

 

Novel Via-Hole-Less Multilevel Metal Interconnection Methods 이미지4

 

 

Professor Kim explained, “Our proposed via-hole-less interconnect method using a selectively patterned dielectric overcomes the limitations of the previous time-consuming, one-by-one via-hole formation process and provides reliable methods for creating metal interconnects in organic ICs. We expect the via-hole-less scheme to bring advances to organic IC technology.”

파일 :

개인정보처리방침이메일주소집단수집거부

34141 대전광역시 유성구 대학로 291 한국과학기술원(KAIST) / T.042-350-2114 / F.042-350-2210(2220)

Copyright (C) 2014, Korea Advanced Institute of Science and Technology, All Rights Reserved.

Web Accessibility 인스타그램 유튜브 KAIST트위터 KAIST페이스북 정부 3.0